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ABSTRACT 
A modified direct sequence spread spectrum system 
employing the concept of chip-interleaving is proposed. 
Its performance under periodic on-off wide-band jamming 
is analyzed and closed-form bit error rate (BER) 
performances of the proposed system for both the best 
case and the worst case are obtained. The proposed 
system is compared with conventional system using 
numerical examples. 
1. INTRODUCTION 
The industry of cellular mobile communications is growing 
rapidly in recent years. Direct sequence spread spectrum 
(DS SS) modulation is known as an important competitive 
technology for mobile communication applications due to 
its many advantages [l]. Various types of interferences 
presented in the wireless channel can simply be 
categorized into narrow-band or wide-band as compared to 
the SS bandwidth. Although DS SS system has inherent 
immunity to narrow-band jamming, it can not survive from 
impulsive interfering which is wide-band in nature [2,3]. 
A chip-interleaving system was first proposed by 
Tachikawa and Marubayashi [4] and analyzed by 
Tachikawa [5] to combat periodic on-off wide-band 
jamming or “burst noise” in their terminology. In their 
system, the time intervals between the spreading chips are 
randomized by using multi-elements m-sequences or 
Tausworthe-Lewis-Payne (TLP) sequences and amplitude 
limiters are used [4,5]. However, accurate analysis of the 
system performance seems to be difficult. 
In this paper, a novel chip-interleaving DS SS system is 
proposed which can combat impulsive jamming 
effectively. The system is easy to analyze and implement 
due to its simplicity. The paper is organized as follows: 
Section 2 describes the proposed chip-interleaving system. 
Performance analysis of the system under periodic on-off 
wide-band jamming is presented in Section 3. Numerical 
results are presented and compared with conventional DS 
SS system in Section 4. Finally, conclusions are drawn in 
Section 5 .  
2. SYSTEM MODEL 
The block diagram of the proposed system is depicted in 
Fig.1. A serial-parallel converter together with a rotary 
switch is required in both transmitter and receiver. The 
major difference of the proposed system from the 
conventional one is the order in which chips are 
transmitted. Let B=[ b, b, ... bM I ,  A=[ a, a2 ... uL I ,  
where b, b2 ... b, is the sequence of data bit and 
a, a,  ... aL is the PN sequence, A4 is the number of data 
bits and L is the number of PN chips per data bit, i.e., 
processing gain. If the bit duration and chip duration are 
denoted by Th and q, respectively, then L = Th/Tc.  
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Fig.1. The proposed DS S S  system 
where d, is actually the sequence being sent out. The 
emphasis here is the order of sending D. Conventional 
system transmits the contents of D row by row, left to 
right, while the proposed system transmits them column by 
column, top to bottom. To be specific, the sequence it 
sends out can be written as dIld,,. . .dMld12.. . d M 2 . .  .d,,. . .d,. 
Thus, the adjacent chips of the same data bit is separated 
by M-1 chips from M-1 different information bits. It can 
be seen that the system transmits M information bits in 
MT, duration, with processing gain L which is the same as 
that of conventional system. Note that when M equals one, 
the new system reduces to conventional system. Therefore 
conventional system can be considered as a special case of 
the proposed system. 
Mathematically the spread spectrum signal transmitted by 
the proposed system using BPSK modulation can be 
represented by 
M L  
s ( t )  = G C b ,  &Ur< ( t  - (kM + i - 1)7-)cos(w,,t), ( 2 )  
,=I !.=I 
where 
{ '0 - M T , $ t $ ( - M + I ) T ,  
UT, ( t )  = elsewhere 
P and w ,  are the power and carrier frequency of the DS SS 
signal, respectively. Note that the assumption of perfect 
synchronized coherent reception is adopted in the analysis 
of system performance. 
3. PERFORMANCE ANALYSIS 
The jammer model was described in [3], which is the same 
as that used in [ 5 ] .  It is assumed that the noise produced 
by the jammer is also white Gaussian with increased power 
spectral density. The jammer operates periodically with 
on duration xT, and off duration y q , .  When the jammer is 
on, the spectral power density of the noise is o:, when it is 
off, the noise reduces to background noise with variance 
o:, and o:>>oi. For brevity we consider the case that T, 
is less than or equal to xT,, and yq,, Le., x2llL and y2llL . 
For cases that T, is larger than x7;, andlor y q , ,  interested 
readers are referred to [3] for analysis of various 
combinations of T, , xq, and y q , .  We define function m, (s) 
as the fraction in the kth chip duration of a data bit that the 
jammer is on, where s is the distance of the starting edge of 
the first chip of a data bit from the starting edge of the 
jamming noise as shown in Fig.2. 
From the figure, we see that m,(s)  is a periodic function 
with minimum period x+,y. For the first chip of a data bit, 
ml(s) can be obtained analogously as in case la of [3] and 
can be written as 
r 1/L 0 5 s 5 x - 1/L 
x - 1/L I s 2 x 
x I s 5 x + y - 1/L 
s-(n+y-l/L,) x + y - 1 / l < s S x + y  
P=4 
noise 1 
(3) 
Fig. 2. Distance s between starting edges of 
jamming noise and the first chip of a data bit. 
Since the adjacent chips of the same information bit are 
separated with distance: (M/L)7 ; , ,  the portion of an 
information bit being affected by the jammer is found to be 
A = 1  
For a partially jammed BPSK signal, its probability of 
error is 
where 
Assuming the starting time of the jammer is random, s has 
a uniform distribution aver the interval [0, x+y]. The 
proposed system performance can be calculated by 
averaging the P, of Equation ( 5 )  overs, Le., 
In general, the explicit expression of t i ( s )  is unknown and 
we cannot obtain closed- Form expression for Equation (7). 
In terms of overall system performance, it is desired that 
the system distributes the chips of a data bit evenly over 
the jamming period x+y to minimize the effect of periodic 
on-off wide-band jamming and hence achieving the best 
performance. This can be achieved by adjusting the 
interleaving parameter M (Details on how to choose M are 
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given in [SI). When the chips of a data bit are evenly 
distributed over the jamming period x+y, equation (4) can 
be approximated by 
G(s) = 2- 
x + ) I  
if L is large. Substitute (8) into (7), we obtain 
(9) 
where oz = (yo; + x o : ) / ( x  + y ) .  Furthermore, the worst 
performance of the proposed system occurs when all the 
chips of the same data bit are located in the jammer-on 
period which results in extreme uneven distribution of 
jammed chips in data bits. Closed form BER of the worst 
case is obtained after some algebra and is given by 
where 
We shall point out that the 
avoided in the design. 
-I 1 4 
L &  o:-.:, 
worst case can always be 
4. NUMERICAL RESULTS 
We compare the proposed system performance to that of 
conventional system under small duty cycle ( x << y ) on-off 
wide-band jamming. System parameters are chosen as 
follows: the jammer power 0: = 100, background noise 
power 0: = 1, processing gain k 1 2 7 ,  jammer on duration 
x=OS and jammer off duration y=5. In Fig.3, we plot the 
system bit error rate (BER) performance versus signal 
energy per bit to background noise power ratio P T , / o i .  
Both the best case and the worst case are shown in the 
figure. The performance of conventional system under 
such condition is also evaluated using the analytical result 
of [3]. In the figure two extreme cases, jammer is on all 
the time and jammer is off all the time, are also plotted. 
As shown in Fig.3, even a small duty cycle jammer can 
degrade conventional system performance significantly. 
On the other hand, the best case performance of the 
proposed system is substantially better under such 
conditions when the signal to background noise ratio 
PT,,/oi is larger than 13dB. It is also shown in the figure 
that the worst case performance of the proposed system is 
approximately the same as that of conventional system. 
\ 
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Fig. 3. BER performance comparison between the 
proposed system and conventional system under 
periodic wide-band jamming ( ~ 0 . 5 ,  y=5). 
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5. CONCLUSIONS 
We have described a chip-interleaving DS SS system 
which can be considered as a generalization of 
conventional DS SS system. Its performance under 
periodic on-off wide-band jamming has been analyzed. It 
is found that under low duty cycle periodic on-off wide- 
band jamming, the proposed system, with proper choice of 
parameters, performs much better than the conventional 
system as the signal energy per bit to background noise 
power ratio increases. Numerical results show that the 
proposed system is very effective in combating low duty 
cycle on-off wide-band jamming when properly designed. 
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